LPC1756FBD80,551 제품 세부 정보
General description
The LPC1759/58/56/54/52/51 are ARM Cortex-M3 based microcontrollers for embedded
applications featuring a high level of integration and low power consumption.
The ARM
Cortex-M3 is a next generation core that offers system enhancements such as enhanced
debug features and a higher level of support block integration.
The LPC1758/56/57/54/52/51 operate at CPU frequencies of up to 100 MHz. The
LPC1759 operates at CPU frequencies of up to 120 MHz.
The ARM Cortex-M3 CPU
incorporates a 3-stage pipeline and uses a Harvard architecture with separate local
instruction and data buses as well as a third bus for peripherals.
The ARM Cortex-M3
CPU also includes an internal prefetch unit that supports speculative branching.
The peripheral complement of the LPC1759/58/56/54/52/51 includes up to 512 kB of flash
memory, up to 64 kB of data memory, Ethernet MAC, USB Device/Host/OTG interface,
8-channel general purpose DMA controller, 4 UARTs, 2 CAN channels, 2 SSP controllers,
SPI interface, 2 I2C-bus interfaces, 2-input plus 2-output I2S-bus interface, 6 channel
12-bit ADC, 10-bit DAC, motor control PWM, Quadrature Encoder interface, 4 general
purpose timers, 6-output general purpose PWM, ultra-low power Real-Time Clock (RTC)
with separate battery supply, and up to 52 general purpose I/O pins.
Features and benefits
■ ARM Cortex-M3 processor, running at frequencies of up to 100 MHz
(LPC1758/56/57/54/52/51) or of up to 120 MHz (LPC1759). A Memory Protection Unit
(MPU) supporting eight regions is included.
■ ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
■ Up to 512 kB on-chip flash programming memory. Enhanced flash memory accelerator
enables high-speed 120 MHz operation with zero wait states.
■ In-System Programming (ISP) and In-Application Programming (IAP) via on-chip
bootloader software.
■ On-chip SRAM includes:
■ Up to 32 kB of SRAM on the CPU with local code/data bus for high-performance
CPU access.
■ Two/one 16 kB SRAM blocks with separate access paths for higher throughput.
These SRAM blocks may be used for Ethernet (LPC1758 only), USB, and DMA
memory, as well as for general purpose CPU instruction and data storage.
■ Eight channel General Purpose DMA controller (GPDMA) on the AHB multilayer
matrix that can be used with the SSP, I2S-bus, UART, the Analog-to-Digital and
Digital-to-Analog converter peripherals, timer match signals, and for
memory-to-memory transfers.
■ Multilayer AHB matrix interconnect provides a separate bus for each AHB master.
AHB masters include the CPU, General Purpose DMA controller, Ethernet MAC
(LPC1758 only), and the USB interface. This interconnect provides communication
with no arbitration delays.
■ Split APB bus allows high throughput with few stalls between the CPU and DMA.
■ Serial interfaces:
■ On the LPC1758 only, Ethernet MAC with RMII interface and dedicated DMA
controller.
■ USB 2.0 full-speed device/Host/OTG controller with dedicated DMA controller and
on-chip PHY for device, Host, and OTG functions. The LPC1752/51 include a USB
device controller only.
■ Four UARTs with fractional baud rate generation, internal FIFO, and DMA support.
One UART has modem control I/O and RS-485/EIA-485 support, and one UART
has IrDA support.
■ CAN 2.0B controller with two (LPC1759/58/56) or one (LPC1754/52/51) channels.
Request a quote LPC1756FBD80,551 at censtry.com. All items are new and original with 365 days warranty! The excellent quality
and guaranteed services of LPC1756FBD80,551 in stock for sale, check stock quantity and pricing,
view product specifications, and order contact us:sales@censtry.com.
The price and lead time for LPC1756FBD80,551 depending on the quantity required, please send your request to us,
our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.
우리는 귀하의 피드백을 매우 소중하게 생각합니다. 가장 솔직한 리뷰를 공유해주세요.
*코멘트를 게시하기 전에 계정에 로그인하세요